

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
8 January 2004 (08.01.2004)

PCT

(10) International Publication Number
WO 2004/003981 A1

(51) International Patent Classification⁷: **H01L 21/00**,
27/14, 29/82, 29/84

(74) Agents: **BENEDICTO, Patrick, D. et al.**; Okamoto &
Benedicto LLP, P.O. Box 641330, San Jose, CA 95164-
1330 (US).

(21) International Application Number:
PCT/US2003/017027

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE,
SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC,
VN, YU, ZA, ZM, ZW.

(22) International Filing Date: 30 May 2003 (30.05.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/187,028 28 June 2002 (28.06.2002) US


(71) Applicant: **SILICON LIGHT MACHINES, INC.**
[US/US]; 385 Moffett Park Drive, Suite 115, Sunnyvale,
CA 94089 (US).

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventor: **HUNTER, James, A.**; 253 Victor Avenue,
Campbell, CA 95008 (US).

[Continued on next page]

(54) Title: **CONDUCTIVE ETCH STOP FOR ETCHING A SACRIFICIAL LAYER**



(57) Abstract: In one embodiment, a micro device is formed by depositing a sacrificial layer over a metallic electrode (step 304), forming a moveable structure over the sacrificial layer (step 306), and then etching the sacrificial layer with a noble gas fluoride (step 308). Because the metallic electrode is comprised of a metallic material that also serves as an etch stop in the sacrificial layer etch, charge does not appreciably build up in the metallic electrode. This helps stabilize the driving characteristic of the moveable structure. In one embodiment, the moveable structure is a ribbon in a light modulator.

WO 2004/003981 A1

**Declarations under Rule 4.17:**

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY,

BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

- with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

CONDUCTIVE ETCH STOP FOR ETCHING A SACRIFICIAL LAYER

Inventor: James A. Hunter

5 BACKGROUND OF THE INVENTION

1. Field Of The Invention

The present invention relates generally to micro devices, and more particularly, but not exclusively, to micromechanical system structures and manufacturing methods.

10 2. Description Of The Background Art

A micro electromechanical system (MEMS) typically includes micromechanical structures that may be actuated using electrical signals. An example of a MEMS device is the Grating Light Valve™ (GLV) device available from Silicon Light Machines, Inc. of Sunnyvale, California. GLV-type devices are
15 described in the following disclosures, which are incorporated herein by reference in their entirety: U.S. Patent No. 5,311,360 to Bloom et al.; U.S. Patent No. 5,841,579 to Bloom et al.; and U.S. Patent No. 5,661,592 to Bornstein et al.

Generally speaking, a GLV-type device is a light modulator. It may be used in various applications including video, printing, and optical switching, for
20 example. A GLV-type device includes an array of moveable structures referred to as "ribbons". A ribbon typically includes a metallic layer formed over a resilient, suspended structure. Under the ribbon is a bottom electrode that works in conjunction with the metallic layer, which serves as a top electrode. An air gap separates the bottom electrode from the metallic layer. Applying a voltage

difference between the ribbon and the bottom electrode generates an electrostatic field that pulls the ribbon towards the bottom electrode. Light that impinges on the reflective metallic layer may thus be modulated by reflection or diffraction by controlling the applied voltage.

5 The response of a GLV-type device to a control signal, such as an applied voltage, is also referred to as its "driving characteristic". As can be appreciated from the foregoing, the better a device's driving characteristic, the better it can modulate light. Thus, it is desirable to have a GLV-type device that has a relatively stable driving characteristic.

10

SUMMARY

In one embodiment, a micro device is formed by depositing a sacrificial layer over a metallic electrode, forming a moveable structure over the sacrificial layer, and then etching the sacrificial layer with a noble gas fluoride. Because
15 the metallic electrode is comprised of a metallic material that also serves as an etch stop in the sacrificial layer etch, charge does not appreciably build up in the metallic electrode. This helps stabilize the driving characteristic of the moveable structure. In one embodiment, the moveable structure is a ribbon in a light modulator.

20 These and other features of the present invention will be readily apparent to persons of ordinary skill in the art upon reading the entirety of this disclosure, which includes the accompanying drawings and claims.

DESCRIPTION OF THE DRAWINGS

FIG. 1 schematically shows a cross-sectional view of a conventional GLV-type device.

FIGS. 2(a)-2(m) schematically show side cross-sectional views of a GLV-type device being fabricated in accordance with an embodiment of the present invention.

FIG. 3 shows a flow diagram of a method of forming a micro device in accordance with an embodiment of the present invention.

The use of the same reference label in different drawings indicates the same or like components. Drawings are not necessarily to scale unless otherwise noted.

DETAILED DESCRIPTION

In the present disclosure, numerous specific details are provided such as examples of process parameters, materials, process steps, and structures to provide a thorough understanding of embodiments of the invention. Persons of ordinary skill in the art will recognize, however, that the invention can be practiced without one or more of the specific details. In other instances, well-known details are not shown or described to avoid obscuring aspects of the invention.

Moreover, embodiments of the present invention are described herein in the context of a GLV-type device. However, it should be understood that the

present invention is not so limited and may also be used in MEMS devices in general or in other micro devices, such as integrated circuits with moveable micromechanical structures. Additionally, it is to be noted that as used in the present disclosure, the terms "over" and "under" refer to the relative placement of two materials that may or may not be directly in contact with each other; that is, the two materials may be separated by another material or an air gap.

Referring now to FIG. 1, there is shown a schematic representation of a cross-sectional view of a conventional GLV-type device 100. Note that FIG. 1 and all other drawings in the present disclosure are not to scale. Also, although a GLV-type device typically includes more than one ribbon, only one ribbon is shown in the drawings for clarity of illustration.

Device 100 includes a ribbon 110 comprising a resilient structure 103 and a metal layer 102. Metal layer 102 is typically a layer of aluminum, while resilient structure 103 is typically a layer of silicon nitride (Si_3N_4). An air gap 101 separates ribbon 110 from a bottom electrode 107. Because ribbon 110 may be flexed towards bottom electrode 107, ribbon 110 may also be referred to as a "moveable structure." Unlike metal layer 102, bottom electrode 107 is typically of a non-metallic material such as polysilicon. The polysilicon is heavily doped with an n-type dopant (e.g., phosphorous) so that it may be used as an electrode. Polysilicon is traditionally thought of as a good electrode material because it is compatible with standard integrated circuit fabrication processes. Additionally, polysilicon is stable at least up to 550°C, the temperature at which an

Attorney Docket No. 21.001100PC (P0276)

amorphous silicon layer is deposited over bottom electrode 107, as discussed below.

Air gap 101 is typically formed by depositing amorphous silicon in the space occupied by air gap 101, and then isotropically etching the amorphous silicon with xenon difluoride (XeF_2). The amorphous silicon is deposited over bottom electrode 107 using a low pressure chemical vapor deposition process at around 550°C. To protect a polysilicon bottom electrode 107 during the etching of the amorphous silicon, a thin silicon dioxide (SiO_2) layer 104 is deposited over bottom electrode 107. That is, silicon dioxide layer 104 serves as an etch stop for the amorphous silicon etch. As shown in FIG. 1, bottom electrode 107 is formed over an isolation layer 105 (e.g., silicon dioxide), which in turn is over a substrate 106 (e.g., silicon substrate).

The movement of ribbon 110 may be controlled by applying a voltage difference between ribbon 110 and bottom electrode 107. The voltage difference generates an electric field that pulls ribbon 110 towards bottom electrode 107. Because metal layer 102 is formed of a metallic material that is smooth to light of a particular wavelength or range of wavelengths, incident light of suitable wavelength may be diffracted or reflected off metal layer 102 depending on whether ribbon 110 is pulled or not.

Although device 100 is suitable for most applications, its driving characteristics may change over time. That is, applying the same voltage difference at different time periods may not result in the same movement of ribbon 110. The inventor has discovered that the use of a non-conductive etch

stop (i.e., silicon dioxide layer 104) over bottom electrode 107 contributes to this problem. Because the non-conductive etch stop is a dielectric, random ionic charges may build up on the surface of bottom electrode 107 facing the etch-stop. The charge build up may block electric fields generated to move ribbon
5 110, thereby adversely affecting the driving characteristics of device 100. In an embodiment of the present invention, a bottom electrode is of a metallic material. The metallic material also serves as a conductive etch stop to prevent undesirable charge build up.

FIGS. 2(a)-2(m) schematically show side cross-sectional views of a GLV-
10 type device being fabricated in accordance with an embodiment of the present invention. FIGS. 2(a)-2(m) are not drawn to scale.

In FIG. 2(a), an isolation layer 205 is deposited over a substrate 206. Substrate 206 may be a silicon substrate while isolation layer 205 may be a layer of silicon dioxide grown to a thickness of 1 μm by thermal oxidation. Isolation
15 layer 205 isolates a subsequently deposited metal layer 207' from substrate 206.

In FIG. 2(b), metal layer 207' is deposited over isolation layer 205. As discussed below, metal layer 207' may be a layer of titanium deposited to a thickness of about 1000 Angstroms (i.e., 1000×10^{-10} m) by physical vapor deposition.

20 In FIG. 2(c), metallic electrodes 207 (i.e., 207A, 207B) are formed by patterning and etching metal layer 207'. Preferably, a metallic electrode 207 is of a metallic material that has good conductivity. For example, a metallic electrode 207 may have a conductivity less than 250 $\mu\Omega\text{-cm}$. Additionally, a

metallic electrode 207 is preferably of a material that is stable over the range of processing temperatures it will be subjected to. For example, a metallic electrode 207 preferably will not melt, sublime, oxidize, peel, or adversely react with adjacent materials at temperatures up to about 900°C. Because a metallic
5 electrode 207 also serves as an etch stop in a subsequent etching step for removing a sacrificial layer, metallic electrode 207 is preferably of a material that is not appreciably etched by the sacrificial layer etchant.

To help facilitate integration of metallic electrodes 207 in traditional integrated circuit factories, a metallic electrode 207 is preferably of a metallic
10 material that is compatible with standard integrated circuit fabrication processes such as CMOS (Complementary Metal-Oxide Semiconductor). Likewise, a metallic electrode 207 is preferably formable using conventional patterning and etching techniques.

A metallic electrode 207 may be formed by (a) depositing a metal layer
15 over a substrate, (b) patterning and etching the metal layer to form a metallic electrode, and (c) then changing the composition of the metallic electrode by reacting it with another material, referred to as a "source material", at relatively high temperature.

In one embodiment, metallic electrodes 207 comprise titanium nitride
20 (TiN). A metallic electrode 207 of titanium nitride may be formed on isolation layer 205 by first depositing titanium to a thickness of about 1000 Angstroms by physical vapor deposition. The titanium may then be patterned and etched to form a metallic electrode. The formation of the metallic electrode may then be

followed by an ammonia-based rapid thermal processing (RTP) at around 1050°C for about 30 seconds. The ammonia in the rapid thermal process serves as a source material, providing nitrogen to the metallic electrode of titanium. That is, the ammonia reacts with the titanium to form titanium-nitride.

5 Forming a metallic electrode 207 of titanium-nitride by first patterning and etching a titanium layer and then exposing the titanium to a nitrogen source has several advantages. For one, the resulting titanium-nitride reacts with an isolation layer 205 of silicon dioxide to form titanium-oxide at their interface. This creates good adhesion between a metallic electrode 207 and an isolation layer
10 205. Additionally, by patterning and etching the titanium before reacting the titanium with ammonia, all sidewalls of a metallic electrode 207 are exposed to the ammonia, making the sidewalls rich with titanium-nitride.

 Depending on the application, a metallic electrode 207 of titanium-nitride may also be formed by reactively sputtering titanium in a process chamber
15 containing nitrogen.

 Titanium-nitride has several properties that make it suitable as a metallic electrode 207 in the example fabrication process of FIGS. 2(a)-2(m). Titanium-nitride has good conductivity (about 50-100 $\mu\Omega\text{-cm}$), is stable at temperatures at least up to about 1200°C, does not react with silicon (the material used as
20 sacrificial layer in one embodiment) at temperatures at least up to about 900°C, is compatible with standard integrated circuit fabrication processes, has good adhesion, is optically smooth to light in the ultra violet (UV) to infra-red (IR) wavelengths. Additionally, titanium-nitride is not appreciably etched by a noble

gas fluoride etchant, such as a xenon difluoride etchant used to remove a sacrificial layer of amorphous silicon in one embodiment. Thus, a metallic electrode 207 of titanium-nitride may also serve as a conductive etch stop in the amorphous silicon etch. In light of the present disclosure, those of ordinary skill
5 in the art can use other metallic materials for specific applications. For example, tungsten-silicide (WSi_2) may also be used as a metallic electrode material.

Continuing in FIG. 2(d), a protection layer 204 is deposited over the sample of FIG. 2(c). As described below, some metallic electrodes 207 may be used as a bottom metallic electrode under a ribbon while other metallic
10 electrodes 207 may be used as a metal pad for electrically coupling a ribbon to a lead array (see FIG. 2(m)). In the example of FIGS. 2(a)-2(m), a metallic electrode 207 to be used as a bottom electrode is referred to as a "metallic electrode 207A", while a metallic electrode 207 to be used as a metal pad is referred to as a "metallic electrode 207B". Protection layer 204 protects a
15 metallic electrode 207B during the etching of a metallic electrode 207A. In one embodiment, protection layer 204 is a layer of silicon dioxide deposited to a thickness of about 2000 Angstroms by plasma-enhanced chemical vapor deposition.

In FIG. 2(e), protection layer 204 is patterned and etched to expose a
20 metal electrode 207A. In one embodiment, protection layer 204 is etched using an etchant comprising of hydrofluoric acid (HF).

In FIG. 2(f), a sacrificial layer 211 is deposited over the sample of FIG. 2(e). In one embodiment, sacrificial layer 211 is a layer of amorphous silicon

deposited to a thickness of about $1\mu\text{m}$ to $3\mu\text{m}$ by low pressure chemical vapor deposition at around 550°C . Sacrificial layer 211 will be subsequently removed to form an air gap 201 between a metallic electrode 207A and a ribbon 200 (see FIG. 2(m)).

- 5 In FIG. 2(g), sacrificial layer 211 is patterned and etched to remove portions of sacrificial layer 211 not over a metallic electrode 207A and to dig a cavity 212. Cavity 212 is subsequently filled with ribbon material to securely anchor a ribbon 200.

- In FIG. 2(h), a ribbon material 202 is deposited over the sample of FIG. 10 2(g). Ribbon material 202 is preferably a resilient material that may be repeatedly flexed without breaking. In one embodiment, ribbon material 202 comprises silicon nitride deposited to a thickness of about 1000 Angstroms by low pressure chemical vapor deposition.

- In FIG. 2(i), a via 213 is formed through ribbon material 202 and 15 protection layer 204. Via 213 exposes a metallic electrode 207B. Via 213 is subsequently filled with a metal for coupling an external signal, such as a control signal, to a top electrode of a ribbon 200.

- In FIG. 2(j), a metal layer 221 is deposited over the sample of FIG. 2(i). Metal layer 221 is relatively thick compared to a subsequently deposited metal 20 layer 222 (see FIG. 2(l)). This allows the deposition of metal layer 221 to have adequate step coverage to fill via 213. In one embodiment, metal layer 221 comprises aluminum deposited to a thickness of about $0.5\mu\text{m}$ by physical vapor deposition.

In FIG. 2(k), metal layer 221 is patterned and etched to remove portions of metal layer 221 over a metallic electrode 207A.

In FIG. 2(l), metal layer 222 is deposited over the sample of FIG. 2(k). Because portions of metal layer 222 will be part of a ribbon and will be flexed to modulate light, metal layer 222 is relatively thin compared to metal layer 221. In one embodiment, metal layer 222 comprises aluminum deposited to a thickness of 750 Angstroms by physical vapor deposition.

In FIG. 2(m), portions of sacrificial layer 211 between a metallic electrode 207A and ribbon material 202 are removed using the metallic electrode 207A as an etch stop. This etching step results in the formation of air gaps 201. In one embodiment, a sacrificial layer 211 of amorphous silicon is removed by placing the sample of FIG. 2(l) in an environment including a noble gas fluoride.

Preferably, the noble gas fluoride includes xenon difluoride. Other noble gas fluorides that may be used include those of krypton and argon. It is to be noted that xenon difluoride has been used as an etchant in micro-electromechanical systems (MEMS). For example, US Patent No. 5,726,480 issued to Pister discloses the use of xenon difluoride in the fabrication of MEMS devices. US Application No. 09/952,626, Attorney Docket No. SLM-08300, entitled "MICROELECTRONIC MECHANICAL SYSTEM AND METHODS", filed by Mike Bruner on September 13, 2001, also discloses the use of xenon difluoride as an etchant. The aforementioned disclosures by Pister and Bruner are incorporated herein by reference in their entirety.

As shown in FIG. 2(m), a metallic electrode 207A is formed under a ribbon 200 comprising ribbon material 202 and metal layer 222. A ribbon 200 is identified in FIG. 2(m) by a dashed circle. A ribbon 200 is an example of a "moveable structure" because it may be flexed towards a metallic electrode 207A upon application of a voltage difference between the metallic electrode 207A and the ribbon 200. Controlling the voltage difference allows modulation of light incident on metal layer 222.

In FIG. 2(m), metal layer 222 serves as a top electrode while a metallic electrode 207A serves as a bottom electrode. To apply a voltage difference between a ribbon 200 and a metallic electrode 207A, a voltage may be applied on metal layer 222 while substrate 206 is held at ground potential. Voltage may be applied on metal layer 222 by applying the voltage on a lead (e.g., interconnect line or wire; not shown) coupled to metallic electrode 207B, which is coupled to metal layer 221, which in turn is coupled to metal layer 222 as shown in FIG. 2(m). Metallic electrode 207B may be a metal pad coupled to a lead array that allows an external control signal, such as a voltage, to be applied on metal layer 222. Note that unlike a conventional ribbon, ribbon 200 employs a metallic bottom electrode with no dielectric coating to help prevent charge build up in the bottom electrode. Among other advantages, this allows for a more stable driving characteristic.

FIG. 3 shows a flow diagram of a method of forming a micro device in accordance with an embodiment of the present invention. In step 302, a bottom metallic electrode (e.g., a metallic electrode 207A) is formed over a substrate.

In step 304, a sacrificial layer (e.g., sacrificial layer 211) is deposited over the bottom metallic electrode.

In step 306, a moveable structure (e.g., ribbon 200) is formed over the sacrificial layer. The moveable structure may include a resilient structure (e.g., ribbon material 202) and a top metallic electrode (e.g., metal layer 222) over the resilient structure.

In step 308, the sacrificial layer between the moveable structure and the bottom metallic electrode is removed using a noble gas fluoride etchant. This results in an air gap that allows the moveable structure to flex towards the bottom metallic electrode upon application of a control signal, such as a voltage.

While specific embodiments of the present invention have been provided, it is to be understood that these embodiments are for illustration purposes and not limiting. Many additional embodiments will be apparent to persons of ordinary skill in the art reading this disclosure. Thus, the present invention is limited only by the following claims.

CLAIMS

What is claimed is:

1. A method of forming a micro device, the method comprising:
depositing a sacrificial layer over a first metallic electrode;
5 forming a moveable structure over the sacrificial layer; and
etching the sacrificial layer between the moveable structure and
the first metallic electrode with a noble gas fluoride so as to form an air
gap between the first metallic electrode and the moveable structure.
2. The method of claim 1 wherein the first metallic electrode
10 comprises titanium-nitride.
3. The method of claim 1 wherein the sacrificial layer is deposited at a
temperature greater than about 500°C.
4. The method of claim 1 wherein the sacrificial layer comprises
amorphous silicon.
- 15 5. The method of claim 1 wherein the noble gas fluoride comprises
xenon difluoride.
6. The method of claim 1 wherein forming the moveable structure
over the sacrificial layer comprises:
depositing a ribbon material over the sacrificial layer; and
20 depositing a metal over the ribbon material.

7. The method of claim 6 wherein the ribbon material comprises silicon nitride.
8. The method of claim 6 wherein the metal comprises aluminum.
9. The method of claim 1 wherein the first metallic electrode is of a material that is stable at least up to about 900°C.
10. The method of claim 1 further comprising:
forming the first metallic electrode by depositing titanium over a substrate and exposing the titanium to an environment including ammonia.
11. A micro device structure comprising:
a silicon layer over a first metallic electrode, the first metallic electrode serving as an etch stop in a subsequent isotropic etch of the silicon layer; and
a resilient structure over the silicon layer.
12. The micro device structure of claim 11 wherein the resilient structure is part of a ribbon in a light modulator.
13. The micro device structure of claim 11 wherein the first metallic electrode comprises titanium-nitride.
14. The micro device structure of claim 11 further comprising a second metallic electrode over the resilient structure.
15. The micro device structure of claim 11 wherein the resilient structure comprises silicon nitride.

16. The micro device structure of claim 14 wherein the second metallic electrode comprises aluminum.

17. The micro device structure of claim 14 further comprising an oxide layer under the first metallic electrode.

5 18. A method of forming a micro device, the method comprising the steps of:

step for depositing a sacrificial layer over a first metallic electrode;

and

10 step for isotropically etching the sacrificial layer with a noble gas fluoride so as to form an air gap between the first metallic electrode and a moveable structure.

19. The method of claim 18 wherein the step for depositing the sacrificial layer comprises depositing an amorphous silicon layer over the first metallic electrode.

15 20. The method of claim 18 wherein the moveable structure comprises:
a resilient structure over the sacrificial layer; and
a second metallic electrode over the resilient structure.




FIG. 1
(BACKGROUND ART)




FIG. 2(a)




FIG. 2(b)




FIG. 2(c)




FIG. 2(d)




FIG. 2(e)




FIG. 2(f)




FIG. 2(g)




FIG. 2(h)




FIG. 2(i)




FIG. 2(j)




FIG. 2(k)




FIG. 2(l)




FIG. 2(m)




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/17027

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 21/00, 27/14, 29/82, 29/84

US CL : 438/48, 50, 51, 52, 53; 257/414-420

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 438/48, 50, 51, 52, 53; 257/414-420

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

USPTO APS EAST

search terms: (mems or glv) and sacrificial and \$fluoride and etch\$

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6,238,581 B1 (HAWKINS et al) 29 May 2001 (29.05.2001), column 4, lines 44-48; column 6, lines 49-52; column 7, lines 11-20, 46-67; column 8, lines 1-2.	1, 5-8, 18-20
X — Y	US 2002/0047172 A1 (REID) 25 April 2002 (25.04.2002), pages 2-5, especially paragraphs [00231], [00241].	1, 4-7, 11, 12, 14, 15, 17-20 ----- 2, 3, 8-10, 13, 16
Y,P	US 2003/0054588 A1 (PATEL et al) 20 March 2003 (20.03.2003), pages 2-4, especially paragraph [0072].	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"A" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

14 AUGUST 2003

Date of mailing of the international search report

02 SEP 2003

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

TUAN H. NGUYEN

Telephone No. (703) 308-0956